Download teradyne.pdf

Contents : Programming Xilinx XC9500 on a Teradyne Z1800 or Spectrum JTAG Programmer Version 2.1i Preface Introduction Creating SVF Files Creating Teradyne Test Files Troubleshooting June 1999 Programming XC9500 on a Teradyne Z1800 or Spectrum R The Xilinx logo shown above is a registered trademark of Xilinx Inc. XILINX XACT XC2064 XC3090 XC4005 XC5210 XC-DS501 FPGA Architect FPGA Foundry NeoCAD NeoCAD EPIC NeoCAD PRISM NeoROUTE Plus Logic Plustran P+ Timing Wizard and TRACE are registered trademarks of Xilinx Inc. The shadow X shown above is a trademark of Xilinx Inc. All XC-prefix product designations XACTstep XACTstep Advanced XACTstep Foundry XACT-Floorplanner XACT-Performance XAPP XAM X-BLOX X-BLOX plus XChecker JTAG Programmer XDM XDS XEPLD XPP XSI BITA Configurable Logic Cell CLC Dual Block FastCLK FastCONNECT FastFLASH FastMap HardWire LCA LogiBLOX Logic Cell LogiCORE LogicProfessor MicroVia PLUSASM PowerGuide PowerMaze Select-RAM SMARTswitch TrueMap UIM VectorMaze VersaBlock VersaRing XABEL Xilinx Foundation Series and ZERO+ are trademarks of Xilinx Inc. The Programmable Logic Company and The Programmable Gate Array Company are service marks of Xilinx Inc. IBM is a registered trademark and PC/AT PC/XT PS/2 and Micro Channel are trademarks of International Business Machines Corporation. DASH Data I/O and FutureNet are registered trademarks and ABEL ABEL-HDL and ABEL-PLA are trademarks of Data I/O Corporation. SimuCad and Silos are registered trademarks and P-Silos and P/C-Silos are trademarks of SimuCad Corporation. Microsoft is a registered trademark and MS-DOS is a trademark of Microsoft Corporation. Centronics is a registered trademark of Centronics Data Computer Corporation. PALASM is a registered trademark of Advanced Micro Devices Inc. UNIX is a trademark of AT&T Technologies Inc. CUPL PROLINK and MAKEPRG are trademarks of Logical Devices Inc. Apollo and AEGIS are registered trademarks of Hewlett-Packard Corporation. Mentor and IDEA are registered trademarks and NETED Design Architect System Architect QuickSim QuickSim II and EXPAND are trademarks of Mentor Graphics Inc. Sun is a registered trademark of Sun Microsystems Inc. SCHEMA II+ and SCHEMA III are trademarks of Omation Corporation. OrCAD is a registered trademark of OrCAD Systems Corporation. Viewlogic Viewsim and Viewdraw are registered trademarks of Viewlogic Systems Inc. CASE Technology is a trademark of CASE Technology a division of the Teradyne Electronic Design Automation Group. Spectrum is a trademark of Teradyne Inc. DECstation is a trademark of Digital Equipment Corporation. Synopsys is a registered trademark of Synopsys Inc. Verilog is a registered trademark of Cadence Design Systems Inc. FLEXlm is a trademark of Globetrotter Inc. DynaText is a registered trademark of Inso Corporation. Xilinx Inc. does not assume any liability arising out of the application or use of any product described or shown herein nor does it convey any license under its patents copyrights or maskwork rights or any rights of others. Xilinx Inc. reserves the right to make changes at any time in order to improve reliability function or design and to supply the best product possible. Xilinx Inc. will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx Inc. devices and products are protected under one or more of the following U.S. Patents: 4 642 487 4 695 740 4 706 216 4 713 557 4 746 822 4 750 155 4 758 985 4 820 937 4 821 233 4 835 418 4 853 626 4 855 619 4 855 669 4 902 910 4 940 909 4 967 107 5 012 135 5 023 606 5 028 821 5 047 710 5 068 603 5 140 193 5 148 390 5 155 432 5 166 858 5 224 056 5 243 238 5 245 277 5 267 187 5 291 079 5 295 090 5 302 866 5 319 252 5 319 254 5 321 704 5 329 174 5 329 181 5 331 220 5 331 226 5 332 929 5 337 255 5 343 406 5 349 248 5 349 249 5 349 250 5 349 691 5 357 153 5 360 747 5 361 229 5 362 999 5 365 125 5 367 207 5 386 154 5 394 104 5 399 924 5 399 925 5 410 189 5 410 194 5 414 377 5 422 833 5 426 378 5 426 379 5 430 687 5 432 719 5 448 181 5 448 493 Xilinx Development System 5 450 021 5 450 022 5 453 706 5 466 117 5 469 003 5 475 253 5 477 414 5 481 206 5 483 478 5 486 707 5 486 776 5 488 316 5 489 858 5 489 866 5 491 353 5 495 196 5 498 979 5 498 989 5 499 192 5 500 608 5 500 609 5 502 000 5 502 440 RE 34 363 RE 34 444 and RE 34 808. Other U.S. and foreign patents pending. Xilinx Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. Xilinx Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx Inc. will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user. Xilinx products are not intended for use in life support appliances devices or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited. Copyright 1991-1997 Xilinx Inc. All Rights Reserved. June 1999 Programming XC9500 on a Teradyne Z1800 or Spectrum Xilinx Development System Preface About This Manual This manual describes how to program Xilinx XC9500 CPLDs on Teradyne Z1800 or Spectrum testers. Before using this manual you should be familiar with the operations that are common to all Xilinx's software tools: how to bring up the system select a tool for use specify operations and manage design data. Manual Contents This manual covers the following topics. Chapter 1 "Introduction " lays out the basic procedure for programming an XC9500 CPLD in a Teradyne test environment. Chapter 2 "Creating SVF Files " discusses how to create SVF files using JTAG Programmer on PCs and on Sun and HP workstations. Chapter 3 "Creating Teradyne Test Files " discusses how to generate a Teradyne Binary Vector File and how to create the executable ptprog.exe and integrate into your test environment. Appendix A "Troubleshooting " contains information on troubleshooting a problem. Programming XC9500 on a Teradyne Z1800 or Spectrum v

INFO HASH : a18397f020b62ad6800d6de9564cf30fdef6f638

Download now

File Size: 120 kb